Pipeline of Successive Approximation Converters with Optimum Power Merit Factor

نویسندگان

  • JINGHUA LI
  • FRANCO MALOBERTI
چکیده

In this paper, we present a low power 12 bit 5 MSPS, successive approximation converter architecture using pipeline technique. The converter consumes 4 mW at the Nyquist rate input with 1.8 V power supply. By combination of pipeline and successive architecture, the entire circuit, simulated at the transistor level in a 0.18 μ CMOS process, achieves a FoM (Figure of Merit) of 0.19 pJ/conversion.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Analysis and Design of Double Tail Dynamic Comparator in Analog to Digital Converter

The need for ultra low-power, area efficient and high speed analog-to-digital converters is pushing toward the use of dynamic regenerative comparators to maximize speed and power efficiency. The objective of this paper is to design and implementation of delay efficient and low power consumption double-tail dynamic comparator in successive approximation analog to digital convertor. The conventio...

متن کامل

Understanding SAR ADCs - AN1080

Successive-approximation-register (SAR) analog-to-digital converters (ADCs) are frequently the architecture of choice for medium-to-high-resolution applications with sample rates under 5 megasamples per second (Msps). SAR ADCs most commonly range in resolution from 8 to 16 bits and provide low power consumption as well as a small form factor. This combination makes them ideal for a wide variety...

متن کامل

Understanding SAR ADCs: their architecture and comparison with other ADCs - AN1080

Successive-approximation-register (SAR) analog-to-digital converters (ADCs) represent the majority of the ADC market for mediumto high-resolution ADCs. SAR ADCs provide up to 5Msps sampling rates with resolutions from 8 to 18 bits. The SAR architecture allows for high-performance, low-power ADCs to be packaged in small form factors for today's demanding applications. This paper will explain how...

متن کامل

1.8V 0.18µm CMOS Novel Successive Approximation ADC

With the increased sophistication of System-on-Chip (SOC) architectures comes an increased need for low power Analog to Digital converters. These converters have many uses including Built-in-Self-Test (BIST) applications. In this paper, we present a novel Successive Approximation ADC. We show how one can utilize an existing DAC structure on an SOC to realize an effective Analog-to-Digital conve...

متن کامل

Comparison of Total Dose Responses on High Resolution

High-speed and high-resolution analog-to-digital converters (ADC) are critical devices for space electronic systems. Analog Devices’s bipolar technology 12-bit A/D converter, AD574A, was proven to withstand up to 100 krad(Si) [1], but excessive power consumption limits its applications in many new high-speed and low-power system designs. Several other commercial 12-bit successive approximation ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005